<?xml version="1.0" encoding="utf-8"?>
<!-- generator="FeedCreator 1.7.2-ppt DokuWiki" -->
<?xml-stylesheet href="http://ee.iitm.ac.in/vlsi/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="http://ee.iitm.ac.in/vlsi/feed.php">
        <title>Integrated Circuits and Systems group, IIT Madras publications</title>
        <description></description>
        <link>http://ee.iitm.ac.in/vlsi/</link>
        <image rdf:resource="http://ee.iitm.ac.in/vlsi/lib/tpl/zenlike/images/favicon.ico" />
       <dc:date>2026-10-25T05:22:59+00:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="http://ee.iitm.ac.in/vlsi/publications/start?rev=1791282700&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="http://ee.iitm.ac.in/vlsi/lib/tpl/zenlike/images/favicon.ico">
        <title>Integrated Circuits and Systems group, IIT Madras</title>
        <link>http://ee.iitm.ac.in/vlsi/</link>
        <url>http://ee.iitm.ac.in/vlsi/lib/tpl/zenlike/images/favicon.ico</url>
    </image>
    <item rdf:about="http://ee.iitm.ac.in/vlsi/publications/start?rev=1791282700&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2026-10-06T10:31:40+00:00</dc:date>
        <title>publications:start</title>
        <link>http://ee.iitm.ac.in/vlsi/publications/start?rev=1791282700&amp;do=diff</link>
        <description>2026

	*  C. Routhu, P. Bharbat, A. Narayanan, N. Krishnapura, “Switched-Capacitor Level Shifter for Improving Charge-Pump Matching and Extending the VCO Control-Voltage Range In a Phase-Locked Loop,” IEEE Transactions on Circuits and Systems II: Express Briefs, 2026. 10.1109/TCSII.2026.3739856
	*  R. Das, S. P. Nakhate, S. Choudhary, N. Krishnapura, S. Saxena, “A 6.76–14.13 Gb/s/pin Full-Duplex Transceiver with Simultaneous Bidirectional Signaling for Plesiochronous Links in 65 nm CMOS,” IEEE T…</description>
    </item>
</rdf:RDF>
