Video lectures from the iCS group @ IIT Madras

EE6322w: VLSI Broadband Communication Circuits, Jan-May 2024

These lectures are available on the web for the benefit of students at IIT Madras and elsewhere. Copyrights to these rest solely with the instructor and IIT Madras. Copying them, publishing them, rehosting them on other servers, or using them for any sort of commercial gain is prohibited.

See this page for information on how to use these videos.

Instructor: Nagendra Krishnapura

Course syllabus, schedule, and assignments can be seen here. If you wish to download these lectures for offline viewing, you may have to disable the player plugin on your browser.

  1. 4 January 2024 (notes): Introduction to the course
  2. 9 January 2024 (notes): Bit errors due to noise and jitter; Q function
  3. 11 January 2024 (notes): Random processes; Spectral density and autocorrelation
  4. 12 January 2024 (notes): Noise models of resistor, MOS transisitor, and BJT
  5. 16 January 2024 (notes): Noise calculation in circuits; kT/C noise; Impedance scaling; PSD of sampled noise
  6. 18 January 2024 (notes): Noise calculation in circuits; Output noise and input-referred noise; 1/f noise in MOS transistors
  7. 23 January 2024 (notes): Jitter: Phase of a signal; Absolute jitter and period jitter; Spectrum of a phase modulated signal
  8. 25 January 2024 (notes): Jitter spectrum; Spectrum of a square wave with jitter; Phase noise at the output of a frequency divider
  9. 30 January 2024 (notes): Phase noise and jitter; Phase noise after frequency division
  10. 2 February 2024 (notes): Phase noise PSD in a VCO; 1/f^3, 1/f^2, and white regions; Decision slicer-amplifier with a high gain
  11. 6 February 2024 (notes): Decision slicer; Increasing the gain; Regenerative latch
  12. 13 February 2024 (notes): Regenerative latch variants; Latch as a time-varying system; Gain and noise calculations
  13. 15 February 2024 (notes): Gain and noise in a latch; Noise simulation; Edge triggered latch
  14. 16 February 2024 (notes): Latch setup time and clock-to-Q delay; Maximum possible data rate for a decision slicer(flip-flop)
  15. 22 February 2024 (notes): Aligning clock and data at the receiver; Phase detector for random data
  16. 27 February 2024 (notes): Linear phase detector; Offset due to clock-to-Q delay
  17. 29 February 2024 (notes): Binary(Bang-bang/Alexander) phase detector; CDR with linear and binary phase detectors; Phase domain model of the CDR
  18. 1 March 2024 (notes): Phase-domain model of the CDR; Transfer functions; CDR parameters-JTOL, JTRAN, JGEN
  19. 7 March 2024 (notes): CDR parameters-JTOL, JTRAN, JGEN in a CDR with forwarded clock; Jitter generation due to charge pump noise and delay line phase noise
  20. 12 March 2024 (notes): Gain of a binary phase detector; CDR without a forwarded clock
  21. 19 March 2024 (notes): CDR without a forwarded clock; Phase domain model; Transfer functions; JTOL, JTRAN
  22. 21 March 2024 (notes): CDR without a forwarded clock; Jitter generation
  23. 28 March 2024 (notes): Bang-bang jitter
  24. 2 April 2024 (notes): Bang-bang jitter; Digital CDR
  25. 4 April 2024 (notes): Digital CDR; Phase interpolator; Jitter due to quantization; Serializer/Deserializer
  26. 12 April 2024 (notes): Serializer; Channel response;
  27. 16 April 2024 (notes): Channel response; Discrete-time channel response; Eye diagram
  28. 18 April 2024 (notes): Discrete-time equalizer for a serial link
  29. 19 April 2024 (notes): Semi-digital implementation of TX equalizer; Continuous-time equalizer; Crosstalk and effect of equalization
  30. 23 April 2024 (notes): Decision feedback equalizer; Comparison of different equalizer types

Notes